3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

1FEATURES 23• No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered. • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5&

Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：1.27073 Mbytes Page：17 Pages

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：217.69 Kbytes Page：9 Pages

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：262.55 Kbytes Page：11 Pages

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

1FEATURES 23• No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered. • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5&

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：304.25 Kbytes Page：11 Pages

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：258.44 Kbytes Page：11 Pages