位置:首页 > IC中文资料第4354页 > DM74LS73AM

型号 功能描述 生产厂家 企业 LOGO 操作
DM74LS73AM

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

FAIRCHILD

仙童半导体

DM74LS73AM

DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS

文件:91.15 Kbytes Page:3 Pages

NSC

国半

DM74LS73AM

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

文件:121.86 Kbytes Page:6 Pages

NSC

国半

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP TheSN54LS/74LS73A offers individual J, K, clear, and clock inputs.These dualflip-flops aredesigned so that when the clock goes HIGH, the inputs are enabledand data will be accepted. The logic level of the J and K inputs may beallowed to change when the

MOTOROLA

摩托罗拉

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP TheSN54LS/74LS73A offers individual J, K, clear, and clock inputs.These dualflip-flops aredesigned so that when the clock goes HIGH, the inputs are enabledand data will be accepted. The logic level of the J and K inputs may beallowed to change when the

MOTOROLA

摩托罗拉

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP TheSN54LS/74LS73A offers individual J, K, clear, and clock inputs.These dualflip-flops aredesigned so that when the clock goes HIGH, the inputs are enabledand data will be accepted. The logic level of the J and K inputs may beallowed to change when the

MOTOROLA

摩托罗拉

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP TheSN54LS/74LS73A offers individual J, K, clear, and clock inputs.These dualflip-flops aredesigned so that when the clock goes HIGH, the inputs are enabledand data will be accepted. The logic level of the J and K inputs may beallowed to change when the

MOTOROLA

摩托罗拉

DUAL J-K FLIP-FLOPS WITH CLEAR

文件:206.08 Kbytes Page:13 Pages

TI

德州仪器

DM74LS73AM产品属性

  • 类型

    描述

  • 型号

    DM74LS73AM

  • 功能描述

    触发器 Dual J-K Flip-Flop

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2026-8-3 17:11:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
NS
NA
8560
一级代理 原装正品假一罚十价格优势长期供货
TI(德州仪器)
26+
-
3000
十二年VIP会员,诚信经营,原装库存·可零售!
TI
25+
-
18746
样件支持,可原厂排单订货!
FSC
23+
SOP3.9
65480
NSC
24+/25+
100
原装正品现货库存价优
TI
25+
-
18798
正规渠道,免费送样。支持账期,BOM一站式配齐
26+
N/A
67000
一级代理-主营优势-实惠价格-不悔选择
Rochester
25+
电联咨询
7800
公司现货,提供拆样技术支持

DM74LS73AM数据表相关新闻