位置:CY7C1525KV18-300BZC > CY7C1525KV18-300BZC详情

CY7C1525KV18-300BZC中文资料

厂家型号

CY7C1525KV18-300BZC

文件大小

814.94Kbytes

页面数量

30

功能描述

72-Mbit QDR-II SRAM 2-Word Burst Architecture

静态随机存取存储器 72MB(8Mx9) 1.8v 300MHz QDR II 静态随机存取存储器

数据手册

原厂下载下载地址一下载地址二到原厂下载

简称

CYPRESS赛普拉斯

生产厂商

Cypress Semiconductor

中文名称

赛普拉斯半导体公司官网

CY7C1525KV18-300BZC数据手册规格书PDF详情

Functional Description

The CY7C1510KV18, CY7C1525KV18, CY7C1512KV18, and CY7C1514KV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus that exists with common I/O devices.

Features

■ Separate Independent Read and Write Data Ports

❐ Supports concurrent transactions

■ 333 MHz Clock for High Bandwidth

■ 2-word Burst on all Accesses

■ Double Data Rate (DDR) Interfaces on both Read and Write Ports (data transferred at 666 MHz) at 333 MHz

■ Two Input Clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Two Input Clocks for Output Data (C and C) to minimize Clock Skew and Flight Time mismatches

■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems

■ Single Multiplexed Address Input bus latches Address Inputs for both Read and Write Ports

■ Separate Port Selects for Depth Expansion

■ Synchronous internally Self-timed Writes

■ QDR™-II operates with 1.5 Cycle Read Latency when DOFF is asserted HIGH

■ Operates similar to QDR-I Device with 1 Cycle Read Latency when DOFF is asserted LOW

■ Available in x8, x9, x18, and x36 Configurations

■ Full Data Coherency, providing Most Current Data

■ Core VDD = 1.8V (±0.1V); IO VDDQ = 1.4V to VDD

❐ Supports both 1.5V and 1.8V IO supply

■ Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)

■ Offered in both Pb-free and non Pb-free Packages

■ Variable Drive HSTL Output Buffers

■ JTAG 1149.1 Compatible Test Access Port

■ Phase Locked Loop (PLL) for Accurate Data Placement

CY7C1525KV18-300BZC产品属性

  • 类型

    描述

  • 型号

    CY7C1525KV18-300BZC

  • 功能描述

    静态随机存取存储器 72MB(8Mx9) 1.8v 300MHz QDR II 静态随机存取存储器

  • RoHS

  • 制造商

    Cypress Semiconductor

  • 存储容量

    16 Mbit

  • 组织

    1 M x 16

  • 访问时间

    55 ns

  • 电源电压-最大

    3.6 V

  • 电源电压-最小

    2.2 V

  • 最大工作电流

    22 uA

  • 最大工作温度

    + 85 C

  • 最小工作温度

    - 40 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    TSOP-48

  • 封装

    Tray

更新时间:2025-10-6 10:46:00
供应商 型号 品牌 批号 封装 库存 备注 价格
Cypress
25+
电联咨询
7800
公司现货,提供拆样技术支持
Cypress
165-FBGA
2500
Cypress一级分销,原装原盒原包装!
CYPRESS
25+
BGA-165
36
就找我吧!--邀您体验愉快问购元件!
Cypress
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!
Cypress Semiconductor Corp
25+
165-LBGA
9350
独立分销商 公司只做原装 诚心经营 免费试样正品保证
Cypress Semiconductor Corp
21+
24-TBGA
136
进口原装!长期供应!绝对优势价格(诚信经营
Cypress Semiconductor Corp
24+
165-FBGA(13x15)
56200
一级代理/放心采购
Cypress
22+
165FBGA (13x15)
9000
原厂渠道,现货配单
Cypress
23+
165FBGA (13x15)
9000
原装正品,支持实单
CYPRESS
23+
NA
1221
专业电子元器件供应链正迈科技特价代理特价,原装元器件供应,支持开发样品

CY7C1525KV18-300BZC 价格

参考价格:¥867.7428

型号:CY7C1525KV18-300BZC 品牌:Cynergy 3 备注:这里有CY7C1525KV18-300BZC多少钱,2025年最近7天走势,今日出价,今日竞价,CY7C1525KV18-300BZC批发/采购报价,CY7C1525KV18-300BZC行情走势销售排排榜,CY7C1525KV18-300BZC报价。