9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte

封装/外壳：100-LQFP 包装：管件 描述：IC SRAM 9MBIT PARALLEL 100TQFP 集成电路（IC） 存储器

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

Functional Description[1] The CY7C1361B/CY7C1363B is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flow through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counte