低抖动 2 路输入可选 1:16 通用至 LVPECL 缓冲器

The CDCLVP1216 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1216 features an on-chip • 2:16 Differential Buffer\n• Selectable Clock Inputs Through Control Pin\n• Universal Inputs Accept LVPECL, LVDS, and LVCMOS/ LVTTL\n• 16 LVPECL Outputs\n• Maximum Clock Frequency: 2 GHz\n• Maximum Core Current Consumption: 110 mA\n• Very Low Additive Jitter: 20-MHz Offset Range: \n• 57 fs, RMS (Ty;

16 LVPECL Output, High-Performance Clock Buffer

文件：773.37 Kbytes Page：22 Pages

16 LVPECL Output, High-Performance Clock Buffer

文件：773.37 Kbytes Page：22 Pages

封装/外壳：48-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC CLK BUFFER 2:16 2GHZ 48VQFN 集成电路（IC） 时钟缓冲器，驱动器

16 LVPECL Output, High-Performance Clock Buffer

文件：773.37 Kbytes Page：22 Pages

封装/外壳：48-VFQFN 裸露焊盘 包装：管件 描述：IC CLK BUFFER 2:16 2GHZ 48VQFN 集成电路（IC） 时钟缓冲器，驱动器

TV-AUDIO PROCESSOR IC

TV-AUDIO PROCESSOR IC

Silicon NPN epitaxial planer transistor

Silicon NPN epitaxial planar type For digital circuits ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts • M type package allowing easy automatic and manual insertion as well as stand-alone fixing to the printed circuit board

N-Channel Enhancement-Mode Vertical DMOS Power FETs????

Coming Soon. If you have some information on related parts, please share useful information by adding links below.

P-Channel Enhancement-Mode Vertical DMOS Power FETs???

Silicon NPN epitaxial planer transistor

Silicon NPN epitaxial planar type For switching/digital circuits ■ Features • Two elements incorporated into one package (Emitter-coupled transistors with built-in resistor) • Reduction of the mounting area and assembly cost by one half