LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY AND PHASE ALIGNMENT

文件：214.5 Kbytes Page：16 Pages

LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY AND PHASE ALIGNMENT

具有可编程延迟和相位对齐的低抖动时钟倍频器和分频器

The CDC5801A device provides clock multiplication and division from a single-ended reference clock (REFCLK) to a differential output pair (CLKOUT/CLKOUTB). The multiply and divide terminals (MULT/DIV0:1) provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB fr • Low Jitter Clock Multiplier by x4, x6, x8. Input Frequency Range (19 MHz to 125 MHz). Supports Output Frequency From 150 MHz to 500 MHz\n• Fail-Safe Power Up Initialization\n• Low Jitter Clock Divider by /2, /3, /4. Input Frequency Range (50 MHz to 125 MHz). Supports Ranges of Output Frequency Fro;

Low Jitter Clock Multiplier

文件：613.03 Kbytes Page：18 Pages

LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE AND PHASE ALIGNMENT

文件：333.02 Kbytes Page：18 Pages

LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY

文件：626.57 Kbytes Page：18 Pages

Low Jitter Clock Multiplier

文件：613.03 Kbytes Page：18 Pages

LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY

文件：626.57 Kbytes Page：18 Pages

Low Jitter Clock Multiplier

文件：613.03 Kbytes Page：18 Pages

LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY

文件：626.57 Kbytes Page：18 Pages

Low Jitter Clock Multiplier

文件：613.03 Kbytes Page：18 Pages

封装/外壳：24-SSOP（0.154"，3.90mm 宽） 包装：卷带（TR） 描述：IC CLOCK MLT/DIV LOW JTTR 24QSOP 集成电路（IC） 时钟发生器，PLL，频率合成器

Low Jitter Clock Multiplier

文件：613.03 Kbytes Page：18 Pages

封装/外壳：24-SSOP（0.154"，3.90mm 宽） 包装：管件 描述：IC CLOCK MLT/DIV LOW JTTR 24QSOP 集成电路（IC） 时钟发生器，PLL，频率合成器

DC / DC Converter Applications

MOSFET : N-Channel Silicon MOSFET SBD : Schottky Barrier Diode Features • Composite type with an N-Channel Sillicon MOSFET (MCH3405) and a Schottky Barrier Diode (SBS007M) contained in one package facilitating high-density mounting. [MOSFET] • Low ON-resistance. • Ultrahigh-speed s

BiMOS II LATCHED DRIVERS

DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER The A6818– devices combine a 32-bit CMOS shift register, accompanying data latches and control circuitry with bipolar sourcing outputs and pnp active pull downs. Designed primarily to drive vacuum fluorescent displays, the 60 V and -40 mA outpu

DC/DC Converter Applications

文件：55.59 Kbytes Page：5 Pages

DIGITAL OUTPUT PHOTO REFLECTOR???

文件：171.96 Kbytes Page：5 Pages

High Efficiency Blue LED, 5 mm Untinted Non - Diffused Package

文件：73.01 Kbytes Page：5 Pages