High-Speed CMOS Logic Dual Monostable Multivibrator with Reset

Features • Overriding RESET Terminates Output Pulse • Triggering from the Leading or Trailing Edge • Q and Q Buffered Outputs • Separate Resets • Wide Range of Output-Pulse Widths • Schmitt Trigger on B Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . .

High Speed CMOS Logic Dual Monostable Multivibrator with Reset

文件：65.78 Kbytes Page：11 Pages

High-Speed CMOS Logic Dual Monostable Multivibrator with Reset

文件：379.6 Kbytes Page：18 Pages

Dual non-retriggerable monostable multivibrator with reset

The 74HC/HCT221 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT221 are dual non-retriggerable monostable multivibrators. Each multivibrator features an active LOW-goin

Dual non-retriggerable monostable multivibrator with reset

The 74HC/HCT221 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT221 are dual non-retriggerable monostable multivibrators. Each multivibrator features an active LOW-goin

Dual non-retriggerable monostable multivibrator with reset

The 74HC/HCT221 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT221 are dual non-retriggerable monostable multivibrators. Each multivibrator features an active LOW-goin