CD74HC112集成电路资料德州仪器批发供应采购TI-IC资料网

您好,欢迎来到114ic资料网！

114ic电子网登录注册

芯片资料

数据手册
丝印反查
库存查询
行业新闻
生产厂家
替换型号
晶体管

精确

位置：首页 > IC中文资料第1199页 > CD74HC112

CD74HC112价格

参考价格：￥1.5426

型号：CD74HC112E 品牌：TI 备注：这里有CD74HC112多少钱，2025年最近7天走势，今日出价，今日竞价，CD74HC112批发/采购报价，CD74HC112行情走势销售排行榜，CD74HC112报价。

型号	功能描述	生产厂家企业	LOGO
CD74HC112	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112	具有设置和复位端的高速 CMOS 逻辑双路负边沿触发式 J-K 触发器	TI 德州仪器	TI
CD74HC112	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：55.1 Kbytes Page：8 Pages	TI 德州仪器	TI
CD74HC112	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112E	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112M96	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112MT	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112NS	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112NSR	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112PW	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112PWR	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112PWRE4	CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger 1 Features • Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times • Asynchronous set and reset • Complementary outputs • Buffered inputs • Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard output	TI 德州仪器	TI
CD74HC112E	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112E	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112E	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112E	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112E	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：55.1 Kbytes Page：8 Pages	TI 德州仪器	TI
CD74HC112EE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112M96	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112M96	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112M96	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112M96	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112M96	封装/外壳：16-SOIC（0.154"，3.90mm 宽）功能：设置（预设）和复位包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带描述：IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路（IC）触发器	TI2 德州仪器	TI2
CD74HC112M96E4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112M96G4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112MT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112MT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112MT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112MT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112MT	封装/外壳：16-SOIC（0.154"，3.90mm 宽）功能：设置（预设）和复位包装：管件描述：IC FF JK TYPE DUAL 1BIT 16SOIC 集成电路（IC）触发器	TI2 德州仪器	TI2
CD74HC112MTE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112MTG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112NSR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112NSR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112NSR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112NSR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112NSRE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112NSRG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PW	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PW	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PW	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112PW	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112PWR	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWRE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWRE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWRG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWRG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：757.59 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：346.89 Kbytes Page：13 Pages	TI 德州仪器	TI
CD74HC112PWT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：765.86 Kbytes Page：20 Pages	TI 德州仪器	TI
CD74HC112PWT	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWTE4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI
CD74HC112PWTG4	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger 文件：643.79 Kbytes Page：18 Pages	TI 德州仪器	TI

CD74HC112产品属性

类型
描述
型号
CD74HC112
功能描述
触发器 Dual Neg Edge Trig
RoHS
否
制造商
Texas Instruments
电路数量
2
逻辑系列
SN74
逻辑类型
D-Type Flip-Flop
极性
Inverting, Non-Inverting
输入类型
CMOS
传播延迟时间
4.4 ns
高电平输出电流
- 16 mA
低电平输出电流
16 mA
电源电压-最大
5.5 V
最大工作温度
+ 85 C
安装风格
SMD/SMT
封装/箱体
X2SON-8
封装
Reel

CD74HC112供应商更多...

更新时间：2025-9-30 20:00:00

IC供应商	芯片型号	品牌	批号	封装	库存	备注	价格
深圳市得捷芯城科技有限公司	CD74HC112M96	TI/德州仪器	24+	NA/	102	优势代理渠道,原装正品,可全系列订货开增值税票	询价
深圳市科芯源微电子有限公司	CD74HC112M96	TI	25+	SOP3.9MM	1034	原装正品,假一罚十!	询价
中天科工半导体（深圳）有限公司	CD74HC112M96	TI	20+	SOIC	53650	TI原装主营-可开原型号增税票	询价
深圳市弘扬芯城科技有限公司	CD74HC112E	TI(德州仪器)	2024+	PDIP-16	500000	诚信服务,绝对原装原盘	询价
深圳市威雅利发展有限公司	CD74HC112M96	TI	07+	SOP3.9MM	43	一级代理,专注军工、汽车、医疗、工业、新能源、电力	询价
深圳市昌和盛利电子有限公司	CD74HC112M96	TI/TEXAS	NEW	SOIC16	8931	代理全系列销售, 全新原装正品,价格优势,长期供应,量大可订	询价
谛辉(北京/上海/青岛 )电子科技有限公司	CD74HC112E	HAR	25+	DIP-8P	18000	原厂直接发货进口原装	询价
深圳市汇莱威科技有限公司	CD74HC112	TI	24+	PDIP\|16	798400	免费送样原盒原包现货一手渠道联系	询价
深圳市振宏微科技有限公司	CD74HC112E	TI	23+		18	专做原装正品,假一罚百!	询价
深圳市一线半导体有限公司	CD74HC112M96	TI	24+	SOP-16	140		询价

CD74HC112芯片相关品牌

CD74HC112规格书下载地址

CD74HC112参数引脚图相关

CD74HC112数据表相关新闻

CD74HC259MT
CD74HC259MT
2023-10-18
CD74HC123PWR
CD74HC123PWR
2022-12-9
CD74HC125M
进口代理
2022-8-23
CD74AC153全新原装现货
CD74AC153，全新原装现货0755-82732291当天发货或门市自取.
2020-12-28
CD54HCT4060F3A
M74HC4094计数器移位寄存器，SOP-16计数器移位寄存器，8位计数器移位寄存器，74HC移位寄存器计数器移位寄存器，并行至串行计数器移位寄存器，4位计数器移位寄存器
2020-7-21
CD54HCT541F3A
热门搜索： 74HC CMOS缓冲器和线路驱动器，SC70-6 SMD / SMT + 125 C-55 C同相缓冲器和线路驱动器，2输入2输出同相5.5 V 4.5 V缓冲器和线路驱动器，4输入4输出-32 mA缓冲器和线路驱动器，16输入16输出缓冲器和线路驱动器，10 uA 2输入2输出-32 mA 32 mA缓冲器和线路驱动器
2020-7-17

DdatasheetPDF页码索引

P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
P23
P24
P25
P26
P27
P28
P29
P30
P31
P32
P33
P34
P35
P36
P37
P38
P39
P40
P41
P42
P43
P44
P45
P46
P47
P48
P49
P50
P51
P52
P53
P54
P55
P56
P57
P58
P59
P60
P61
P62
P63
P64
P65
P66
P67
P68
P69
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P80
P81
P82
P83
P84
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
P100
P101
P102
P103
P104
P105

您好,欢迎来到114ic资料网！

CD74HC112价格

CD74HC112产品属性

CD74HC112供应商更多...

CD74HC112芯片相关品牌

CD74HC112规格书下载地址

CD74HC112参数引脚图相关

CD74HC112数据表相关新闻

CD74HC259MT

CD74HC123PWR

CD74HC125M

CD74AC153全新原装现货

CD54HCT4060F3A

CD54HCT541F3A

DdatasheetPDF页码索引