CMOS NOR Gates

Features: = Propagation delay tima = 60 ns (typ.) at CL =50pF, Vpp=10V = Buffered inputs and outputs = Standardized symmetrical output characteristics = 100% tested for maximum quiescent current at 20 V ® 5-V, 10.V, and 15-V parametric ratings = Maximum input current of 1 uA at 18 V ov

军用 2 通道、4 输入、3V 至 18V 或非门

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR functionand supplement the existing family of CMOS gates. All inputs and outputs are buffered.\n\n The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic p • Propagation delay time = 60 ns (typ.) at CL = 50 pF, VDD = 10 V\n• Standardized symmetrical output characteristics\n• 5-V, 10-V, and 15-V parametric ratings\n• Noise margin (over full package temperature range):      1 V at VDD = 5 V      2 V at VDD = 10 V   2.5 V at VDD = 15 V\n• Meets all requi;

CMOS NOR Gates

文件：1.18416 Mbytes Page：18 Pages

Dual 4-input NOR gate

DESCRIPTION The HEF4002B provides the positive dual 4-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

Dual 4-input NOR gate

DESCRIPTION The HEF4002B provides the positive dual 4-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

Dual 4-input NOR gate

DESCRIPTION The HEF4002B provides the positive dual 4-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

Dual 4-input NOR gate

DESCRIPTION The HEF4002B provides the positive dual 4-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

Dual 4-input NOR gate

DESCRIPTION The HEF4002B provides the positive dual 4-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.