Silicon Diffused Power Transistor

GENERAL DESCRIPTION Enhanced performance, new generation, high-voltage, high-speed switching npn transistor with an integrated damper diode in a plastic full-pack envelope intended for use in horizontal deflection circuits of colour television receivers. Features exceptional tolerance to

isc Silicon NPN Power Transistor

DESCRIPTION ·Collector-Emitter Sustaining Voltage- : VCEO(SUS)= 800V (Min) ·High Switching Speed ·Built-in Damper Diode APPLICATIONS ·Designed for use in horizontal deflection circuits of color TV receivers.

Silicon NPN Power Transistors

DESCRIPTION ·With TO-3PFa package ·High voltage ·High speed switching ·Built-in damper diode APPLICATIONS ·For use in horizontal deflection circuits of colour TV receivers.

Silicon NPN Power Transistors

文件：120.8 Kbytes Page：3 Pages

Trans GP BJT NPN 800V 8A 3-Pin(3+Tab) TO-247F

Silicon Diffused Power Transistor

GENERAL DESCRIPTION Enhanced performance, new generation, high-voltage, high-speed switching npn transistor in a plastic envelope intended for use in horizontal deflection circuits of colour television receivers and p.c monitors. Features exceptional tolerance to base drive and collector current

Dual 4-bit latch

DESCRIPTION The HEF4508B is a dual 4-bit latch, which consists of two identical independent 4-bit latches with separate strobe (ST), master reset (MR), output-enable input (EO) and 3-state outputs (O). With the ST input in the HIGH state, the data on the D inputs appear at the corresponding outp

Dual 4-bit latch

DESCRIPTION The HEF4508B is a dual 4-bit latch, which consists of two identical independent 4-bit latches with separate strobe (ST), master reset (MR), output-enable input (EO) and 3-state outputs (O). With the ST input in the HIGH state, the data on the D inputs appear at the corresponding outp

Dual 4-bit latch

DESCRIPTION The HEF4508B is a dual 4-bit latch, which consists of two identical independent 4-bit latches with separate strobe (ST), master reset (MR), output-enable input (EO) and 3-state outputs (O). With the ST input in the HIGH state, the data on the D inputs appear at the corresponding outp