UHF power MOS transistor

DESCRIPTION Silicon N-channel enhancement mode vertical D-MOS transistor designed for large signal amplifier applications in the UHF frequency range. The transistor is encapsulated in a 6-lead, SOT171 flange envelope, with a ceramic cap. All leads are isolated from the flange. FEATURES • High

封装/外壳：SOT-171A 包装：托盘 描述：RF FET NCHA 65V 16DB SOT171A 分立半导体产品 晶体管 - FET，MOSFET - 射频

UHF power MOS transistor

文件：86.21 Kbytes Page：12 Pages

UHF power MOS transistor

文件：86.21 Kbytes Page：12 Pages

TREK 542A

©2021 Advanced APPLICATIONS  Semiconductor  LCD  Electronic assembly  ESD-sensitive processes

CLOCK DIVIDER

Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide b

CLOCK DIVIDER

Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide b

CLOCK DIVIDER

Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide b

CLOCK DIVIDER

Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide b