位置:A81805KESJSR > A81805KESJSR详情
A81805KESJSR中文资料
A81805KESJSR数据手册规格书PDF详情
FEATURES AND BENEFITS
• AEC-Q100 Grade 0 qualified
• VIN Range: 3.5 to 36 V operating, 40 V transient
• VOUT: 3.3 V, ±1.5% accuracy, ‒40°C to 150°C
(5 V for the A81805-1)
• Up to 2.5 A of continuous output current
• High Efficiency: 92%, 12 V input to 5 V output, 1 A, 2 MHz
• Integrated Compensation: Eliminates three external
components
• Low-Power (LP) mode: 6 µA IQ from VIN at no load,
automatic transition from LP to PWM mode
• Fixed-Frequency PWM (fOSC): 400 kHz to 2.5 MHz
programmable
• Synchronizable Switching Frequency (400 kHz to
2.5 MHz): PLL-based, fSYNC can be above or below fOSC
• Spread spectrum applied: Helps to pass CISPR25 class 5
• Internally set Soft-Start
• Accurate ENABLE input threshold
• Open-drain PGOOD output with delay
• Pre-bias startup capable
• Maximized duty cycle at low VIN improves dropout
• Overvoltage, pulse-by-pulse current limit, hiccup mode
short-circuit, and thermal protections
• Robust FMEA: pin open/short and component faults
APPLICATIONS
• Infotainment
• Battery-powered systems
• Industrial systems
• Container tracking
• Handheld instruments
• Instrument clusters
• Audio systems
• ADAS
DESCRIPTION
The A81805 is a full-featured, 2.5A, low EMI, DC-DC regulator
designed to satisfy demanding power delivery requirements
of automotive and industrial applications. The A81805 and
A81805-1 include all the control and protection circuitry to
produce a robust 3.3 V or 5 V DC output voltage respectively,
with ±1.5% output voltage accuracy over the full operating
temperature range.
Fixed-frequency peak current-mode control is employed to ensure
rapid response to load and line transients with programmable
switching frequency from 400 kHz to 2.5 MHz. Connect the
FSET pin to VCC for a 2.2 MHz switching frequency. The
A81805 can also synchronize to an external clock applied to
the SYNC pin ranging from 400 kHz to 2.5 MHz.
Spread spectrum operation (dithering) is applied, offering
lower EMI levels.
Low power (LP) mode maintains the output voltage at no load
or very light load conditions while drawing only micro-amps
from VIN. No-load input current is a mere 6 µA when operating
from a standard 12 V battery. The A81805 automatically
transitions between PWM and LP modes.
Integrated loop compensation components simplify the design
process while providing fast response to load and line transients.
The A81805 has an internally set soft-start and an open-drain
power good output.
The accurate ENABLE input has programmable turn-on and turnoff thresholds and a low shutdown current of 1 µA if driven low.
Extensive protection features include pulse-by-pulse current
limit, hiccup mode short-circuit protection, BOOT open/short
voltage protection, VIN undervoltage lockout, VOUT overvoltage
protection, and thermal shutdown.
The A81805 is supplied in a thermally enhanced, 4 mm × 4 mm
× 0.75 mm 20-pin wettable flank QFN package (suffix “ES”)
with exposed power pad
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
ALLEGRO/美国埃戈罗 |
24+ |
QFN20 |
60000 |
||||
ALLEGRO |
24+ |
SOP |
18000 |
||||
ALLEGRO |
25+ |
SOP16 |
36000 |
原装正品,欢迎来电咨询! |
|||
ALLEGRO |
09+ |
SOP-16 |
3314 |
只售全新原装货实数现货放心查询 |
|||
ALLEGRO |
10+ |
SOP-16 |
7800 |
全新原装正品,现货销售 |
|||
ALLEGRO |
2025+ |
SOP-16 |
3645 |
全新原厂原装产品、公司现货销售 |
|||
ALLEGRO |
06+ |
SOT-89-5 |
528 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
ALLEGRO |
原厂封装 |
9800 |
原装进口公司现货假一赔百 |
||||
ALLEGRO |
25+ |
SOT89 |
3200 |
全新原装、诚信经营、公司现货销售! |
|||
ALLEGRO |
24+/25+ |
40 |
原装正品现货库存价优 |
A81805KESJSR 资料下载更多...
A81805KESJSR 芯片相关型号
- 1SMA2EZ3.0D5
- 1SMA2EZ3.3D5
- 1SMA2EZ3.6D5
- 1SMA2EZ3.9D5
- 1SMA2EZ300D5
- 1SMA2EZ30D5
- 1SMA2EZ330D5
- 1SMA2EZ33D5
- 1SMA2EZ36D5
- 1SMA2EZ39D5
- 842-058-521-101
- 842-058-521-102
- 842-058-521-103
- 842-058-521-104
- 842-058-521-201
- 842-058-521-202
- 842-058-521-203
- 842-058-521-204
- 842-058-521-207
- 842-058-521-208
- A81805
- A81805-1
- A81805KESJSR-1
- CLB1H5C5R6K1000TC1_V02
- GCH188R71H104KE01
- GCH188R71H104KE01-02B
- GCH188R72A104KE01
- GCH188R72A104KE01-02B
- MKE17Z512VLH9
- MKE17Z512VLL9
ALLEGRO相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105