MOS管开关

丝印代码：AM6204A；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4 GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core A

丝印代码：AM6204ASGFHIAMCQ1131；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4 GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core A

丝印代码：AM6204A；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

丝印代码：AM6204A；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

丝印代码：04BSGFHI；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

丝印代码：04BSGFHIQ1；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

丝印代码：04BTGFHI；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

丝印代码：04BTGFHIQ1；AM62x Sitara™ Processors

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

Laser Driver Oscillator

General Description The EL6204C is a push-pull oscillator used to reduce laser noise. It uses the standard interface to existing ROM controllers. The frequency and amplitude are each set with a separate resistor connected to ground. The tiny package and harmonic reduction allow the part to be pla

Laser Driver Oscillator

General Description The EL6204C is a push-pull oscillator used to reduce laser noise. It uses the standard interface to existing ROM controllers. The frequency and amplitude are each set with a separate resistor connected to ground. The tiny package and harmonic reduction allow the part to be pla

DMOS DUAL FULL BRIDGE DRIVER

DESCRIPTION The L6204 is a dual full bridge driver for motor control applications realized in BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power

PIN DIODE

DESCRIPTION These series of PIN diodes are designed for applications requiring small package size and moderate average power handling capability. The low capacitance of the UM6000 and UM6600 allows them to be used as series switching elements to 1 GHz. The low resistance of the UM6200 is useful

Voltage Regulators

文件：25.85 Kbytes Page：1 Pages