50 mA/500 mA, High Efficiency,Ultralow Power Step-Down Regulator

文件：693.86 Kbytes Page：21 Pages

包装：盒 描述：EVAL BOARD FOR ADP5301 开发板，套件，编程器 评估板 - DC/DC 与 AC/DC（离线）SMPS

2.5 V to 5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5301/AD5311/AD5321 are single 8-bit, 10-bit, and 12-bit buffered voltage-output DACs that operate from a single 2.5 V to 5.5 V supply, consuming 120 µA at 3 V. The on-chip output amplifier allows rail-to-rail output swing with a slew rate of 0.7 V/µs. It uses a 2-wire (I

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 µA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

Universal Serial Bus Transceiver

DESCRIPTION The SP5301 is a half-duplex Universal Serial Bus (USB) differential transceiver that interfaces with the USB Serial Interface Engine (SIE). The SP5301 is designed to allow 3.3V or 5.0V standard and programmable logic to interface with the physical layer of the Universal Bus. The USB p

Universal Serial Bus Transceiver

DESCRIPTION The SP5301 is a half-duplex Universal Serial Bus (USB) differential transceiver that interfaces with the USB Serial Interface Engine (SIE). The SP5301 is designed to allow 3.3V or 5.0V standard and programmable logic to interface with the physical layer of the Universal Bus. The USB p

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

文件：427.29 Kbytes Page：20 Pages