LC2MOS Precision 5 V Quad SPST Switches

GENERAL DESCRIPTION The ADG661, ADG662 and ADG663 are monolithic CMOS devices comprising four independently selectable switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching. FEATURES +5 V, 65

LC2MOS Precision 5 V Quad SPST Switches

GENERAL DESCRIPTION The ADG661, ADG662 and ADG663 are monolithic CMOS devices comprising four independently selectable switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching. FEATURES +5 V, 65

LC2MOS Precision 5 V Quad SPST Switches

GENERAL DESCRIPTION The ADG661, ADG662 and ADG663 are monolithic CMOS devices comprising four independently selectable switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching. FEATURES +5 V, 65

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

Axial Lead and Cartridge Fuses - Subminiature

文件：124.06 Kbytes Page：2 Pages