丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

丝印代码：ABT16640；16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce)

WRITE/MECHANISM CONTROLLER FOR FLOPPY DISK DRIVE

Write/Mechanism Controller for Floppy Disk Drive

WRITE/MECHANISM CONTROLLER FOR FLOPPY DISK DRIVE

Write/Mechanism Controller for Floppy Disk Drive

MOS INTEGRATED CIRCUIT

FEATURES • CMOS level input • 6 bits (gray scale data) ´ 3 dots input • 64-value output by 11 external power supplies and internal D/A converter • Output voltage range: VSS2 + 0.1 V to VDD2 – 0.1 V • High-speed data transfer: fMAX. = 55 MHz MIN. (internal data transfer speed when operating at

MOS INTEGRATED CIRCUIT

FEATURES • CMOS level input • 6 bits (gray scale data) ´ 3 dots input • 64-value output by 11 external power supplies and internal D/A converter • Output voltage range: VSS2 + 0.1 V to VDD2 – 0.1 V • High-speed data transfer: fMAX. = 55 MHz MIN. (internal data transfer speed when operating at

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

文件：111.79 Kbytes Page：6 Pages