Low Phase Noise, Dual 1-to-6, 3.3V, 2.5V LVPECL Output Fanout Buffer

Features • Two 1:6, low skew, low additive jitter LVPECL fanout buffers • Two differential clock inputs • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can accept the following differential input levels: LVDS, LVPECL, CML • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also acc

封装/外壳：16-VFQFN 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC CLK BUFFER 1:6 2GHZ 40QFN 集成电路（IC） 时钟缓冲器，驱动器

Low Phase Noise, Dual 1-to-6, 3.3V, 2.5V LVPECL Output Fanout Buffer

Features • Two 1:6, low skew, low additive jitter LVPECL fanout buffers • Two differential clock inputs • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can accept the following differential input levels: LVDS, LVPECL, CML • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also acc

Two differential clock inputs

文件：521.11 Kbytes Page：24 Pages

Low Phase Noise, Dual 1-to-6, 3.3V, 2.5V LVPECL Output Fanout Buffer

Features • Two 1:6, low skew, low additive jitter LVPECL fanout buffers • Two differential clock inputs • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can accept the following differential input levels: LVDS, LVPECL, CML • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also acc

Low Phase Noise, Dual 1-to-6, 3.3V, 2.5V LVPECL Output Fanout Buffer

Features • Two 1:6, low skew, low additive jitter LVPECL fanout buffers • Two differential clock inputs • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can accept the following differential input levels: LVDS, LVPECL, CML • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also acc