2:2, Differential-to-LVPECL/LVDS Clock Multiplexer

Features • High speed 2:1 differential multiplexer with a 1:2 fanout buffer • Two differential LVPECL or LVDS output pairs • Two selectable differential PCLKx, nPCLKx input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output freq

2:2, Differential-to-LVPECL/LVDS Clock Multiplexer

Features • High speed 2:1 differential multiplexer with a 1:2 fanout buffer • Two differential LVPECL or LVDS output pairs • Two selectable differential PCLKx, nPCLKx input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output freq

2:2, Differential-to-LVPECL/LVDS Clock Multiplexer

Features • High speed 2:1 differential multiplexer with a 1:2 fanout buffer • Two differential LVPECL or LVDS output pairs • Two selectable differential PCLKx, nPCLKx input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output freq

Propagation delay

文件：668.02 Kbytes Page：23 Pages