8:1 Differential-to-LVDS Clock Multiplexer

Features • High speed 8:1 differential multiplexer • One differential LVDS output pair • Eight selectable differential PCLK, nPCLK input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, SSTL, CML • Maximum output frequency: 2.5GHz • Translates an

封装/外壳：24-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC CLK MULTPX 8:1 24TSSOP 集成电路（IC） 时钟缓冲器，驱动器

8:1 Differential-to-LVDS Clock Multiplexer

Features • High speed 8:1 differential multiplexer • One differential LVDS output pair • Eight selectable differential PCLK, nPCLK input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, SSTL, CML • Maximum output frequency: 2.5GHz • Translates an

8:1 Differential-to-LVDS Clock Multiplexer

Features • High speed 8:1 differential multiplexer • One differential LVDS output pair • Eight selectable differential PCLK, nPCLK input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, SSTL, CML • Maximum output frequency: 2.5GHz • Translates an

One differential LVDS output pair

文件：450.96 Kbytes Page：16 Pages