位置:首页 > IC中文资料 > 74LVC10

74LVC10价格

参考价格:¥1.2225

型号:74LVC109D,112 品牌:NXP 备注:这里有74LVC10多少钱,2026年最近7天走势,今日出价,今日竞价,74LVC10批发/采购报价,74LVC10行情走势销售排行榜,74LVC10报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74LVC10

Triple 3-input NAND gate

DESCRIPTION The 74LVC10 is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10 provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standar

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct i

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct i

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct i

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct i

PHILIPS

飞利浦

Dual JK flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109. FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct i

PHILIPS

飞利浦

Triple 3-input NAND gate

1. General description The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • Wide supply voltage range from 1.2 V to

NEXPERIA

安世

Triple 3-input NAND gate

DESCRIPTION The 74LVC10A is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10A provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard n

PHILIPS

飞利浦

Triple 3-input NAND gate

1. General description The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • Wide supply voltage range from 1.2 V to

NEXPERIA

安世

Triple 3-input NAND gate

The 74LVC10A provides three 3-input NAND functions.\n Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. • Wide supply voltage range from 1.2 V to 3.6 V\n• Inputs accept voltages up to 5.5 V\n• CMOS low power consumption\n• Direct interface with TTL levels\n• Latch-up performance exceeds 250 mA\n• Complies with JEDEC standard:• JESD8-7A (1.65 V to 1.95 V)\n• JESD8-5A (2.3 V to 2.7 V)\n• JESD8-C/JESD36 ;

NEXPERIA

安世

Triple 3-input NAND gate

The 74LVC10A provides three 3-input NAND functions.\n Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. • Wide supply voltage range from 1.2 V to 3.6 V\n• Inputs accept voltages up to 5.5 V\n• CMOS low power consumption\n• Direct interface with TTL levels\n• Latch-up performance exceeds 250 mA\n• Complies with JEDEC standard:• JESD8-7A (1.65 V to 1.95 V)\n• JESD8-5A (2.3 V to 2.7 V)\n• JESD8-C/JESD36 ;

NEXPERIA

安世

Triple 3-input NAND gate

1. General description The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • Wide supply voltage range from 1.2 V to

NEXPERIA

安世

Triple 3-input NAND gate

DESCRIPTION The 74LVC10A is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10A provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard n

PHILIPS

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LVC10A is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10A provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard n

PHILIPS

飞利浦

Triple 3-input NAND gate

Triple 3-input NAND gate - The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. ·Wide supply voltage range from 1.2 V to 3.6 V\n·Inputs accept voltages up to 5.5 V\n·CMOS low power consumption\n·Direct interface with TTL levels\n·Latch-up performance exceeds 250 mA\n·Complies with JEDEC standard: ·JESD8-7A (1.65 V to 1.95 V)\n·JESD8-5A (2.3 V to 2.7 V)\n·JESD8-C/JESD36 (2.7 V t;

NEXPERIA

安世

Triple 3-input NAND gate

DESCRIPTION The 74LVC10A is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10A provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard n

PHILIPS

飞利浦

Triple 3-input NAND gate

1. General description The 74LVC10A provides three 3-input NAND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • Wide supply voltage range from 1.2 V to

NEXPERIA

安世

Triple 3-input NAND gate

DESCRIPTION The 74LVC10A is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10A provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard n

PHILIPS

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LVC10 is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10 provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standar

PHILIPS

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LVC10 is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10 provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standar

PHILIPS

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LVC10 is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10 provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standar

PHILIPS

飞利浦

Triple 3-input NAND gate

DESCRIPTION The 74LVC10 is a high performance, low power, low voltage, Si gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC10 provides the 3-input NAND function. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standar

PHILIPS

飞利浦

封装/外壳:16-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR) 描述:IC FF JK TYPE DUAL 1BIT 16SO 集成电路(IC) 触发器

ETC

知名厂家

封装/外壳:16-SSOP(0.209",5.30mm 宽) 功能:设置(预设)和复位 包装:管件 描述:IC FF JK TYPE DUAL 1BIT 16SSOP 集成电路(IC) 触发器

ETC

知名厂家

74LVC10产品属性

  • 类型

    描述

  • VCC (V):

    1.2 - 3.6

  • Logic switching levels:

    CMOS/LVTTL

  • Output drive capability (mA):

    ± 24

  • tpd (ns):

    3.9

  • fmax (MHz):

    150

  • Nr of bits:

    3

  • Power dissipation considerations:

    low

  • Tamb (°C):

    -40~125

  • Rth(j-a) (K/W):

    108

  • Ψth(j-top) (K/W):

    22.5

  • Rth(j-c) (K/W):

    76

  • Package name:

    DHVQFN14

更新时间:2026-8-2 14:10:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
PHI
22+
SOP
2500
全新原装现货!自家库存!
恩XP
2223+
TSSOP
26800
只做原装正品假一赔十为客户做到零风险
PHI
2602+
TSSOP16
21322
公司原厂原装现货假一罚十!特价出售!强势库存!
24+
5000
公司存货
ti
26+
N/A
6980
原装现货,可开13%税票
PHI
26+
SOP
12300
代理全系列销售,全新原装正品,价格优势,长期供应,量大可订
恩XP
2021+
TSSOP
9000
原装现货,随时欢迎询价
恩XP
25+
TSSOP14
4160
百分百原装正品 真实公司现货库存 本公司只做原装 可
PHI
24+
SOP
9600
原装现货,优势供应,支持实单!
恩XP
1430+
SOP
5800
全新原装,公司大量现货供应,绝对正品

74LVC10数据表相关新闻

  • 74LVC14APW 原装正品现货供应

    74LVC14APW

    2023-2-4
  • 74LVC1G08GV 正品原装现货

    原装正品现货热卖中,焕盛达-专注原装 用芯服务;有其他物料需求可以按照品牌型号找业务询价;

    2020-7-13
  • 74LVC07APW绝对原装现货

    74LVC07APW绝对原装现货

    2019-3-5
  • 74LVC08AD绝对原装现货

    74LVC08AD绝对原装现货

    2019-3-5
  • 74LVC08AD绝对原装现货

    74LVC08AD绝对原装现货

    2019-3-4
  • 74LVC125AMTR-低电压CMOS四总线缓冲器(三态)高性能

    74LVC125A是一个低电压的CMOS四路总线缓冲区亚微米芯片制造门和双层金属布线C2MOS技术。它是理想的为1.65至3.6的VCC操作和低功耗和低噪音应用。 它可以连接到5V信号环境在混合3.3/5V系统的投入。这些设备都需要相同的三态控制输入G为采取高,使输出高阻抗状态。它在3.3V时低于5V的高速性能AC/ ACT的家庭,结合低功耗消费。 所有输入和输出都配备了防止静电放电保护电路,让他们2KV的静电放电抗扰度和瞬态过剩电压。 74LVC125AMTR:低电压CMOS四总线缓冲器(三态)高性能特点如下: 5V容限输入

    2012-11-7