丝印代码：74LV595A；SN74LV595A 8-Bit Shift Registers With 3-State Output Registers

1 Features • 2-V to 5.5-V VCC Operation • Max tpd of 7.1 ns at 5 V • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C • Support Mixed-Mode Voltage Operation on All Ports • 8-Bit Serial-In, Parall

丝印代码：74LV595A；SN74LV595A 8-Bit Shift Registers With 3-State Output Registers

1 Features • 2-V to 5.5-V VCC operation • Maximum tpd of 7.1 ns at 5 V • Typical VOLP (output ground bounce) 2.3 V at VCC = 3.3 V, TA = 25°C • Support mixed-mode voltage operation on all ports • 8-bit serial-in, par

8 位串行输入/串行输出或并行输出移位寄存器，具有三态控制输出

74LV595A 是一款 8 位串行输入 / 串行输出或并行输出移位寄存器，具有三态输出，设计用于 2.0V 至 5.5V 的 VCC 操作。\n该器件集成了一个 8 位移位寄存器和一个 8 位 D 型存储寄存器。存储寄存器具有并行三态输出。移位寄存器提供具有直接覆盖功能的清除输入（SRCLR）、串行输入（SER）和串行输出（QH'），以实现级联。当输出使能输入（OE）保持低位时，存储寄存器中的数据将出现在输出端。当 OE 保持高位时，所有并行输出都处于高阻抗状态。\n移位寄存器和存储寄存器都有单独的时钟。移位寄存器时钟（SRCLK）和存储寄存器时钟（RCLK）是正边沿触发的。如果 SRCLK • 宽电源电压范围：2.0V 至 5.5V\n• 输入接受高于电源电压且最高可达 5.5V 的电压\n• 传输延迟：tPD = 12.3ns（最大值），VCC = 4.5V\n• 输出接地反弹：VOLP（典型值）< 0.8V，VCC = 3.3V，TA = +25℃\n• 输出 VOH 下冲：VOHV（典型值）> 2.3V，VCC = 3.3V，TA = +25℃\n• 8 位串行输入/串行输出或并行输出移位寄存器\n• 移位寄存器的直接清除输入\n• 支持部分断电模式\n• 闩锁性能（> 250mA）符合 JESD 78，II 类标准\n• -40℃ 至 +125℃ 工作温度范围\n• 提供;

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

文件：755.02 Kbytes Page：22 Pages

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

DESCRIPTION The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595. FEATURES • Optimized for Low Voltage applications: 1.0V to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (output ground bounce)

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

DESCRIPTION The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595. FEATURES • Optimized for Low Voltage applications: 1.0V to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (output ground bounce)

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

DESCRIPTION The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595. FEATURES • Optimized for Low Voltage applications: 1.0V to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (output ground bounce)

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

DESCRIPTION The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595. FEATURES • Optimized for Low Voltage applications: 1.0V to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (output ground bounce)

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

DESCRIPTION The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595. FEATURES • Optimized for Low Voltage applications: 1.0V to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (output ground bounce)