74HCT4514DB - 4-to-16 line decoder/demultiplexer with input latches

4-to-16 line decoder/demultiplexer with input latches - The 74HC/1 are high-speed Si-gate CMOS devices and are pin compatible with \\'4514\\' of the \\'4000B\\' series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four ·Non-inverting outputs\n·Output capability: standard\n·ICC category: MSI;

封装/外壳：24-SSOP（0.209"，5.30mm 宽） 包装：管件 描述：IC DECODER/DEMUX 1X4:16 24SSOP 集成电路（IC） 信号开关，多路复用器，解码器

封装/外壳：24-SSOP（0.209"，5.30mm 宽） 包装：管件 描述：IC DECODER/DEMUX 1X4:16 24SSOP 集成电路（IC） 信号开关，多路复用器，解码器

4-to-16 line decoder/demultiplexer with input latches

1. General description The 74HC4514; 74HCT4514 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), an enable input (E) and 16 outputs (Q0 to Q15). When LE is HIGH, the selected output is determined by the data o

4-to-16 line decoder/demultiplexer with input latches

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0to A3), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs (Q0to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is de

4-to-16 line decoder/demultiplexer with input latches

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0to A3), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs (Q0to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is de

4-to-16 line decoder/demultiplexer with input latches

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0to A3), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs (Q0to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is de

HIGH-SPEED CMOS LOGIC 4-TO-16 LINE DECODER/DEMULTIPLEXER WITH INPUT LATCHES

文件：233.04 Kbytes Page：14 Pages