找IC，尽在114IC

芯片资料
  • 芯片资料
  • 丝印反查
  • 库存查询
  • 行业新闻
  • 制造商
  • 替换型号
  • 晶体管

位置：首页 > IC中文资料 > 74HC73

74HC73价格

参考价格：￥0.7134

型号：74HC73D,652 品牌：NXP 备注：这里有74HC73多少钱，2026年最近7天走势，今日出价，今日竞价，74HC73批发/采购报价，74HC73行情走势销售排行榜，74HC73报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74HC73

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection:

PHILIPS

飞利浦

74HC73

Dual JK flip-flop with reset; negative-edge trigger

ETC

知名厂家

74HC73

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (n

NEXPERIA

安世

74HC73D

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (n

NEXPERIA

安世

74HC73D

Dual JK flip-flop with reset; negative-edge trigger

ETC

知名厂家

74HC73D

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection:

PHILIPS

飞利浦

74HC73DB

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection:

PHILIPS

飞利浦

74HC73DB

Dual JK flip-flop with reset; negative-edge trigger

ETC

知名厂家

74HC73DB

Dual JK flip-flop with reset; negative-edge trigger

The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, when LOW • Low-power dissipation\n• Complies with JEDEC standard no. 7A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +80 °C and from -40 °C to +125 °C;

NEXPERIA

安世

74HC73D-Q100

Dual JK flip-flop with reset; negative-edge trigger

The 74HC73-Q100 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, whe • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• CMOS low-power dissipation\n• Wide supply voltage range from 2.0 to 6.0 V\n• High noise immunity\n• Latch-up performance exceeds 100 mA per JESD 78 Class II Level;

NEXPERIA

安世

74HC73D-Q100

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC73-Q100 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operatio

NEXPERIA

安世

74HC73N

Dual JK flip-flop with reset; negative-edge trigger

ETC

知名厂家

74HC73N

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection:

PHILIPS

飞利浦

74HC73PW

Dual JK flip-flop with reset; negative-edge trigger

General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. Features Low-power dissipation Complies with JEDEC standard no. 7A ESD protection:

PHILIPS

飞利浦

74HC73PW

Dual JK flip-flop with reset; negative-edge trigger

ETC

知名厂家

74HC73PW

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (n

NEXPERIA

安世

74HC73PW

Dual JK flip-flop with reset; negative-edge trigger

The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, when LOW • Low-power dissipation\n• Complies with JEDEC standard no. 7A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +80 °C and from -40 °C to +125 °C;

NEXPERIA

安世

74HC73-Q100

Dual JK flip-flop with reset; negative-edge trigger

1. General description The 74HC73-Q100 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operatio

NEXPERIA

安世

74HC73D,653

封装/外壳：14-SOIC（0.154"，3.90mm 宽） 功能：复位 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC FF JK TYPE DUAL 1BIT 14SO 集成电路（IC） 触发器

ETC

知名厂家

74HC73DB,112

封装/外壳：14-SSOP（0.209"，5.30mm 宽） 功能：复位 包装：卷带（TR） 描述：IC FF JK TYPE DUAL 1BIT 14SSOP 集成电路（IC） 触发器

ETC

知名厂家

MC74HC73

Dual J-K Flip-Flop with Reset

Dual J-K Flip-Flop with Reset High–Performance Silicon–Gate CMOS The MC74HC73 is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip flop is negative–edge clocked and has an active

MOTOROLA

摩托罗拉

MC74HC73D

Dual J-K Flip-Flop with Reset

Dual J-K Flip-Flop with Reset High–Performance Silicon–Gate CMOS The MC74HC73 is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip flop is negative–edge clocked and has an active

MOTOROLA

摩托罗拉

MC74HC73N

Dual J-K Flip-Flop with Reset

Dual J-K Flip-Flop with Reset High–Performance Silicon–Gate CMOS The MC74HC73 is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip flop is negative–edge clocked and has an active

MOTOROLA

摩托罗拉

74HC73产品属性

  • 类型

    描述

  • VCC (V)：

    2.0 - 6.0

  • Logic switching levels：

    CMOS

  • Output drive capability (mA)：

    ± 5.2

  • tpd (ns)：

    16

  • fmax (MHz)：

    77

  • Power dissipation considerations：

    low

  • Tamb (°C)：

    -40~125

  • Rth(j-a) (K/W)：

    74

  • Ψth(j-top) (K/W)：

    1.0

  • Rth(j-c) (K/W)：

    31

  • Package name：

    SO14

74HC73供应商更多...

更新时间：2026-5-18 22:59:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
深圳市高捷芯城科技有限公司
74HC73PW
恩XP
24+
标准封装
46248
全新原装正品/价格优惠/质量保障
询价
中天科工半导体（深圳）有限公司
74HC73PW
NEXPERIA/安世
25+
SOT402-1
600000
NEXPERIA/安世全新特价74HC73PW即刻询购立享优惠#长期有排单订
询价
深圳市联世界科技有限公司
74HC73D
NEXPERIA/安世
20+
167
只做原装真实库存13714450367
询价
深圳市坤融电子科技有限公司
74HC73D
NEXPERIA/安世
2025+
SOP
5000
原装进口价格优 请找坤融电子!
询价
贸泽芯城（深圳）电子科技有限公司
74HC73D
恩XP
23+
N/A
12000
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
深圳市欧立现代科技有限公司
74HC73D
恩XP
24+
SOP14
9100
绝对原装现货,价格低,欢迎询购!
询价
柒号芯城电子商务(深圳)有限公司
74HC73D
恩XP
2025+
N/A
70000
柒号只做原装 现货价秒杀全网
询价
深圳市龙瀚电子有限公司
74HC73D
恩XP
1211+
SOP14
7474
优势库存L欢迎来电咨询
询价

74HC73芯片相关品牌

74HC73规格书下载地址

74HC73参数引脚图相关

74HC73数据表相关新闻

DdatasheetPDF页码索引

新数据|IC资料索引|IC关键词|IC库存|IC中文资料|关于我们|联系我们

Copyright © 2003-2026 www.114ic.cn All Rights Reserved 网站备案: 粤ICP备05011613号 粤公网安备 44030402000933号

声明：本站所有资料均来自互联网及网友提供，仅供学习和研究使用，无任何商业目的，版权归原作如有侵权请联系QQ：303638005，本站马上更正

字母索引：ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789

深圳市市场监督管理局企业主体身份公示