Dual D-Type Positive Edge-Triggered Flip-Flop

General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not direct

Dual D-Type Positive Edge-Triggered Flip-Flop

文件：159.47 Kbytes Page：8 Pages

封装/外壳：14-SOIC（0.209"，5.30mm 宽） 功能：设置（预设）和复位 包装：管件 描述：IC FF D-TYPE DUAL 1BIT 14SOP 集成电路（IC） 触发器

Dual D-Type Positive Edge-Triggered Flip-Flop

General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not direct

封装/外壳：14-SOIC（0.209"，5.30mm 宽） 功能：设置（预设）和复位 包装：管件 描述：IC FF D-TYPE DUAL 1BIT 14SOP 集成电路（IC） 触发器

Dual D-Type Positive Edge-Triggered Flip-Flop

文件：159.47 Kbytes Page：8 Pages

Dual D-Type Positive Edge-Triggered Flip-Flop

文件：159.47 Kbytes Page：8 Pages

Dual D-type flip-flop

DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are in

Dual D-type flip-flop

DESCRIPTION The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are in