Hex D-Type Flip-Flop with Master Reset

General Description The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear

Hex D-Type Flip-Flop with Master Reset

文件：79.79 Kbytes Page：7 Pages

Hex D Flip-Flop with Master Reset

文件：166.34 Kbytes Page：8 Pages

封装/外壳：16-SOIC（0.154"，3.90mm 宽） 功能：主复位 包装：袋 描述：IC FF D-TYPE SNGL 6BIT 16SOIC 集成电路（IC） 触发器

封装/外壳：16-SOIC（0.154"，3.90mm 宽） 功能：主复位 包装：管件 描述：IC FF D-TYPE SNGL 6BIT 16SOIC 集成电路（IC） 触发器

Hex D Flip-Flop with Master Reset

文件：166.34 Kbytes Page：8 Pages

Hex D Flip-Flop with Master Reset

文件：166.34 Kbytes Page：8 Pages

Hex D Flip-Flop with Master Reset

文件：166.34 Kbytes Page：8 Pages

Hex D flip-flops

DESCRIPTION The 74F174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup ti