20-bit registered driver with inverted register enable 3-State

DESCRIPTION The 74AVC16836 is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance state

20-bit registered driver with inverted register enable 3-State

DESCRIPTION The 74AVC16836 is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance state

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)

DESCRIPTION The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance stat

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state

1. General description The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-i

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)

DESCRIPTION The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance stat

20-bit registered driver with inverted register enable and Dynamic Controlled OutputsE (3-State)

文件：127.19 Kbytes Page：11 Pages