20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)

DESCRIPTION The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance stat

20-bit registered driver with inverted register enable 3-State

DESCRIPTION The 74AVC16836 is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance state

封装/外壳：56-TFSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC BUF NON-INVERT 3.6V 56TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

封装/外壳：56-TFSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC BUF NON-INVERT 3.6V 56TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)

DESCRIPTION The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance stat

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state

1. General description The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-i

20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)

DESCRIPTION The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. To ensure the high-impedance stat

20-bit registered driver with inverted register enable and Dynamic Controlled OutputsE (3-State)

文件：127.19 Kbytes Page：11 Pages