位置:首页 > IC中文资料 > 74ALVC74

74ALVC74价格

参考价格:¥1.5600

型号:74ALVC74BQ 品牌:NXP/PHILIPS 备注:这里有74ALVC74多少钱,2026年最近7天走势,今日出价,今日竞价,74ALVC74批发/采购报价,74ALVC74行情走势销售排行榜,74ALVC74报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74ALVC74

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on t

PHILIPS

飞利浦

74ALVC74

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of th

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on t

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of th

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of th

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs.\n The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data inp • Wide supply voltage range from 1.65 V to 3.6 V\n• Complies with JEDEC standard:• JESD8-7 (1.65 V to 1.95 V)\n• JESD8-5 (2.3 V to 2.7 V)\n• JESD8B/JESD36 (2.7 V to 3.6 V)\n\n• 3.6 V tolerant inputs/outputs\n• CMOS low power consumption\n• Direct interface with TTL levels (2.7 V to 3.6 V)\n• Power-d;

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on t

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on t

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of th

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs.\n The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data inp • Wide supply voltage range from 1.65 V to 3.6 V\n• Complies with JEDEC standard:• JESD8-7 (1.65 V to 1.95 V)\n• JESD8-5 (2.3 V to 2.7 V)\n• JESD8B/JESD36 (2.7 V to 3.6 V)\n\n• 3.6 V tolerant inputs/outputs\n• CMOS low power consumption\n• Direct interface with TTL levels (2.7 V to 3.6 V)\n• Power-d;

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

The 74ALVC74-Q100 is a dual positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Wide supply voltage range from 1.65 V to 3.6 V\n• CMOS low power dissipation\n• Overvoltage tolerant inputs to 3.6 V\n• Direct interface with TTL levels\n• IOFF c;

NEXPERIA

安世

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14SO 集成电路(IC) 触发器

ETC

知名厂家

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14SO 集成电路(IC) 触发器

ETC

知名厂家

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

文件:127.41 Kbytes Page:8 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

文件:127.41 Kbytes Page:8 Pages

TI

德州仪器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

文件:127.41 Kbytes Page:8 Pages

TI

德州仪器

74ALVC74产品属性

  • 类型

    描述

  • VCC (V):

    1.65 - 3.6

  • Logic switching levels:

    TTL

  • Output drive capability (mA):

    ± 24

  • tpd (ns):

    2.3

  • fmax (MHz):

    425

  • Power dissipation considerations:

    low

  • Tamb (°C):

    -40~85

  • Rth(j-a) (K/W):

    103

  • Ψth(j-top) (K/W):

    18.3

  • Rth(j-c) (K/W):

    71

  • Package name:

    DHVQFN14

更新时间:2026-5-21 17:39:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
NEXPERIA/安世
23+
NA
9990
只有原装
IDT
25+
100
全新原装!优势库存热卖中!
恩XP
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
恩XP
23+
SOP14
9865
原装正品,假一赔十
恩XP
2450+
DHVQFN14
8850
只做原装正品假一赔十为客户做到零风险!!
恩XP
2223+
TSSOP
26800
只做原装正品假一赔十为客户做到零风险
恩XP
24+
N/A
25843
公司原厂原装现货假一罚十!特价出售!强势库存!
恩XP
2018+
26976
代理原装现货/特价热卖!
恩XP
25+23+
TSSOP
43302
绝对原装正品全新进口深圳现货
恩XP
21+
DHVQFN-14
8080
只做原装,质量保证

74ALVC74数据表相关新闻