3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FEATURES: • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • VCC = 2.5V ± 0.2V • CMOS power levels (0.4μ W typ

16-bit transceiver with direction pin; 3-state

1. General description The 74ALVC16245; 74ALVCH16245 is a 16-bit transceiver with 3-state outputs. The device can be used as two 8-bit transceivers or one 16-bit transceiver. The device features two output enables (1OE and 2OE) each controlling eight outputs, and two send/receive (1DIR and 2DIR

Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs

General Description The ALVC16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The T/

2.5V/3.3V 16-bit bus transceiver with direction pin 3-State

DESCRIPTION The 74ALVC16245(74ALVCH16245) is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The 74ALVC16245(74ALVCH16245) features two output enable (nOE) inputs for easy cascading and two send/receive (nDIR) inputs for direct

Low?뭋oltage 16?묪it Transceiver

文件：267.06 Kbytes Page：10 Pages

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING RANSCEIVER

文件：98.58 Kbytes Page：8 Pages

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 包装：管件 描述：IC TXRX NON-INVERT 3.6V 48TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 包装：管件 描述：IC TXRX NON-INVERT 3.6V 48TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

2.5V/3.3V 16-bit bus transceiver with direction pin 3-State

DESCRIPTION The 74ALVC16245(74ALVCH16245) is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The 74ALVC16245(74ALVCH16245) features two output enable (nOE) inputs for easy cascading and two send/receive (nDIR) inputs for direct