位置:首页 > IC中文资料 > 74AHCT74

74AHCT74价格

参考价格:¥0.5815

型号:74AHCT74BQ,115 品牌:NXP Semiconductors 备注:这里有74AHCT74多少钱,2026年最近7天走势,今日出价,今日竞价,74AHCT74批发/采购报价,74AHCT74行情走势销售排行榜,74AHCT74报价。
型号 功能描述 生产厂家 企业 LOGO 操作
74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

PHILIPS

飞利浦

74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

Dual D-type flip-flop with set and reset positive-edge trigger

General description The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. Features and benefits ■ Automotive product qualification in accordance with AEC-Q100 (Gra

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.\n The 74AHC74-Q100; 74AHCT74-Q100 is a dual positive-edge triggered, D-type flip-flop with individual data inpu • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Balanced propagation delays\n• All inputs have Schmitt-trigger actions\n• Inputs accept voltages higher than VCC\n• Input levels:• For 74AHC74-Q100: CMOS level\n•;

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.\n The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs • Balanced propagation delays\n• All inputs have Schmitt-trigger actions\n• Inputs accept voltages higher than VCC\n• Input levels:• For 74AHC74: CMOS level\n• For 74AHCT74: TTL level\n\n• ESD protection:• HBM EIA/JESD22-A114E exceeds 2000 V\n• MM EIA/JESD22-A115-A exceeds 200 V\n• CDM EIA/JESD22-C1;

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset positive-edge trigger

General description The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. Features and benefits ■ Automotive product qualification in accordance with AEC-Q100 (Gra

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

1. General description The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data

NEXPERIA

安世

Dual D-type flip-flop with set and reset; positive-edge trigger

ETC

知名厂家

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset; positive-edge trigger

DESCRIPTION The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

PHILIPS

飞利浦

Dual D-type flip-flop with set and reset positive-edge trigger

General description The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. Features and benefits ■ Automotive product qualification in accordance with AEC-Q100 (Gra

NEXPERIA

安世

Dual D-type flip-flop with set and reset positive-edge trigger

General description The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. Features and benefits ■ Automotive product qualification in accordance with AEC-Q100 (Gra

NEXPERIA

安世

封装/外壳:14-VFQFN 裸露焊盘 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14DHVQFN 集成电路(IC) 触发器

ETC

知名厂家

D-Type Flip-Flops

NEXPERIA

安世

封装/外壳:14-SOIC(0.154",3.90mm 宽) 功能:设置(预设)和复位 包装:卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带 描述:IC FF D-TYPE DUAL 1BIT 14SO 集成电路(IC) 触发器

ETC

知名厂家

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件:99.27 Kbytes Page:7 Pages

TI

德州仪器

74AHCT74产品属性

  • 类型

    描述

  • VCC (V):

    4.5 - 5.5

  • Logic switching levels:

    TTL

  • Output drive capability (mA):

    ± 8

  • tpd (ns):

    3.3

  • fmax (MHz):

    160

  • Power dissipation considerations:

    low

  • Tamb (°C):

    -40~125

  • Rth(j-a) (K/W):

    106

  • Ψth(j-top) (K/W):

    20.9

  • Rth(j-c) (K/W):

    74

  • Package name:

    DHVQFN14

更新时间:2026-8-3 10:34:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
PHI
26+
SOP-14
12300
代理全系列销售,全新原装正品,价格优势,长期供应,量大可订
PHI
00+
TSSOP14
133
全新原装100真实现货供应
恩XP
22+
14SOIC
9000
原厂渠道,现货配单
N/A
25+
TSOP
3000
全新原装、诚信经营、公司现货销售
Nexperia(安世)
25+
SO-14
499
全新原装
PHI
25+
SOP14
70
现货
Nexperia(安世)
25+
SO-14
18798
原装正品现货,原厂订货,可支持含税原型号开票。
恩XP
24+
TSSOP
9800
一级代理/全新原装现货/长期供应!
Nexperia
26+
Modules
100000
现货~进口原装|遥遥领先
恩XP
24+
TSSOP
47186
郑重承诺只做原装进口现货

74AHCT74数据表相关新闻