Quad buffer/line driver; 3-state

Quad buffer/line driver; 3-state

DESCRIPTION The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT125 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) a

Quad buffer/line driver; 3-state

1. General description The 74AHC125; 74AHCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs are overvoltage tolerant. This feature allows the use of these devices as

Quad buffer/line driver; 3-state

1. General description The 74AHC125; 74AHCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs are overvoltage tolerant. This feature allows the use of these devices as

Quad buffer/line driver; 3-state

QUADRUPLE 3-STATE BUFFERS OE LOW

Description The 74AHCT125 provides provides four independent buffer gates with 3-state outputs. Each buffer has a separate enable pin that if driven with a high logic level places the corresponding output in the high impedance state. The device is designed for operation with a power supply range

Quad buffer/line driver; 3-state

DESCRIPTION The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT125 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) a

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：管件 描述：IC BUF NON-INVERT 5.5V 14TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

Quad buffer/line driver; 3-state

文件：822.7 Kbytes Page：17 Pages

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：管件 描述：IC BUF NON-INVERT 5.5V 14TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

Quad buffer/line driver; 3-state