Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of t

QSFP Interconnect Solution

Description: QSFP+ Universal Loopback Adapter, 100 Ohms Impedance, Serial ID, 5dB, 12C Port Expander Application Module-to-Board

QSFP Interconnect Solution

Description: QSFP+ Universal Loopback Adapter, 100 Ohms Impedance, Serial ID, 0dB, 12C Port Expander Application Module-to-Board

QSFP Interconnect Solution

Description: QSFP+ Universal Loopback Adapter, 100 Ohms Impedance, Serial ID, 0dB, 12C Port Expander Application Module-to-Board

QSFP Interconnect Solution

Description: QSFP+ Universal Loopback Adapter, 100 Ohms Impedance, Serial ID, 5dB, 12C Port Expander Application Module-to-Board

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 0.50m Length

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 0.50m Length

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 1.0m Length

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 1.0m Length

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 2.0m Length

QSFP+-to-4 SFP+ Passive Cable Assembly, 10Gbps, 30 AWG Cable, Pull-to-Release Plunger Style Latch, 2.0m Length

Adjustable Clamping Levers threaded insert

文件：218.9 Kbytes Page：1 Pages

包装：散装 描述：CONN RCPT HIGH SPEED 128POS PCB 连接器，互连器件 专用

包装：散装 描述：TORX ALIGN POWER BIT T7 X 50MM 2 工具 螺丝和螺母起子 - 刀头、刀片和手柄

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

QSFP TO (4) SFP 10G PASSIVE CBL ASSY

文件：477.13 Kbytes Page：3 Pages

Natural Convection: 1.38 based on 70 C temp rise above ambient

文件：456 Kbytes Page：2 Pages

1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23

GENERAL DESCRIPTION The AD7476/AD7477/AD7478 are, respectively, 12-bit, 10-bit, and 8-bit, high speed, low power, successive-approximation ADCs. The parts operate from a single 2.35 V to 5.25 V power supply and feature throughput rates up to 1 MSPS. The parts contain a low noise, wide bandwidth t

1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23

GENERAL DESCRIPTION The AD7476/AD7477/AD7478 are, respectively, 12-bit, 10-bit, and 8-bit, high speed, low power, successive-approximation ADCs. The parts operate from a single 2.35 V to 5.25 V power supply and feature throughput rates up to 1 MSPS. The parts contain a low noise, wide bandwidth t

CAR RADIO DIAGNOSTIC PROCESSOR

DESCRIPTION The car radio diagnostic processor is an interface chip in BCD Technology intended for car radio applications. It is able to detect potential faults coming from any misconnection in the car radio or in the harness when installing the set. ■ WIDE OPERATING VOLTAGE RANGE ■ ST-BY FUNCT

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

文件：531.82 Kbytes Page：13 Pages

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

文件：531.82 Kbytes Page：13 Pages

FEMALE HEADER PROFILE : 4.5mm STRAIGHT

SURFACE MOUNT GLASS PASSIVATED BRIDGE RECTIFIERS

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

DUAL JK FLIP - FLOP

DUAL JK FLIP - FLOP

INTEGRATED CIRCUIT PINOUTS

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR