26 (7/34) AWG Tinned Copper

文件：411.76 Kbytes Page：4 Pages

16-bit Digital Signal Controllers

16-bit Digital Signal Controllers

DSP56852 General Description • 120 MIPS at 120MHz • 6K x 16-bit Program SRAM • 4K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • 21 External Memory Address lines, 16 data lines and four chip selects • One (1) Serial Port Interface (SPI) or one (1) Improved Synchronous Serial Interface (ISSI) •

16-bit Digital Signal Controllers

56853 General Description • 120 MIPS at 120MHz • 12K x 16-bit Program SRAM • 4K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • Access up to 2M words of program memory or 8M of data memory • Chip Select Logic for glue-less interface to ROM and SRAM • Six (6) independent channels of DMA • Enhan

16-bit Digital Signal Controllers

16-bit Digital Signal Controllers

16-bit Digital Signal Controllers

56854 General Description • 120 MIPS at 120MHz • 16K x 16-bit Program SRAM • 16K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • Access up to 2M words of program or 8M data memory • Chip Select Logic for glue-less interface to ROM and SRAM • Six (6) independent channels of DMA • Enhanced Synch

16-bit Digital Signal Controllers

56855 General Description • 120 MIPS at 120MHz • 24K x 16-bit Program SRAM • 24K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • Access up to 2M words of program memory or 8M words of data memory • Chip Select Logic for glueless interface to ROM and SRAM • Six (6) independent channels of DMA •

16-bit Digital Signal Controllers

16-bit Digital Signal Controllers

16-bit Digital Signal Controllers

56857 General Description • 120 MIPS at 120MHz • 40K x 16-bit Program SRAM • 24K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • Six (6) independent channels of DMA • Two (2) Enhanced Synchronous Serial Interfaces (ESSI) • Two (2) Serial Communication Interfaces (SCI) • Serial Port Interface (

16-bit Digital Signal Controllers

DSP56858 General Description • 120 MIPS at 120MHz • 40K x 16-bit Program SRAM • 24K x 16-bit Data SRAM • 1K x 16-bit Boot ROM • Access up to 2M words of program memory or 8M data memory • Chip Select Logic for glue-less interface to ROM and SRAM • Six (6) independent channels of DMA • Two

16-bit Digital Signal Controllers

包装：线轴 描述：CABLE 6COND 26AWG SHLD 500' 电缆，电线 多芯导线

包装：线轴 描述：CABLE 6COND 26AWG SHLD 100' 电缆，电线 多芯导线

Quad, 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5686R/AD5685R/AD5684R, members of the nanoDAC+® family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1)

Quad 16-/14-/12-Bit nanoDAC

GENERAL DESCRIPTION The AD5696R/AD5695R/AD5694R family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs. The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). All devic

Quad, 16-/12-Bit nanoDAC with I2C Interface

GENERAL DESCRIPTION The AD5696 and AD5694, members of the nanoDAC+™ family, are low power, quad, 16-/12-bit buffered voltage output DACs. The devices include a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The devices operate from a single 2.7 V to 5.5 V supply

Quad 16-/14-/12-Bit nanoDAC Reference, SPI Interface

文件：1.00518 Mbytes Page：31 Pages