DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

2-V to 6-V Operation Fully Static Operation Buffered Inputs Common Reset Positive-Edge Clocking Balanced Propagation Delay and Transition Times High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V Packaged in Ceramic (F) DIP Package and Also Available in Chip Form (H)

High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs

文件：347.51 Kbytes Page：14 Pages

High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs

文件：497.87 Kbytes Page：16 Pages

High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs

文件：528.36 Kbytes Page：16 Pages

DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

文件：215.42 Kbytes Page：12 Pages